Skip to content

↑ Year 1 · Semester 1

SC1005

Digital Logic

Schmitt-Trigger Inverter

Navigation

Course

Overview

Basics

Basics
Parity bit
Number conversion
Universality of NAND & NOR gates
Full-adder
Signed-magnitude
1’s complement
2’s complement
Combined circuit for addition and subtraction
Overflow
Parallel addition with registers
Binary Multiplication
BCD addition
Deriving boolean expressions
K-map
CMOS circuit
Circuit characteristics and parameters
Tristate outputs
Open-drain output
Schmitt-Trigger Inverter
PLA
Floating-point numbers

2 TYPES OF CIRCUITS - COMBINATIONAL vs SEQUENTIAL

2 TYPES OF CIRCUITS - COMBINATIONAL vs SEQUENTIAL
Combinational Circuits

Sequential Circuits

Sequential Circuits
Latches
Flip Flops

General Verilog

General Verilog
Combinational always block [always@*]
Synchronous always block
Some sequential blocks

Finite State Machine

Finite State Machine

2 thresholds for rising input and dropping input, for cleaner output. Exhibits hysteresis.

← Open-drain output PLA →

Edward Lai